:
a
e
e
Ē
ë
ď
Ē
g
Ħ
š

10749607

		EAST SEARCH	9/19/2006
ŧ	Hits	Search String	Databases
S54	375	S30 or S32 or S35 or S46	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S38	4	S29 and ((instrument\$3 or instrumentation) with (record\$3 or identifY\$3 or identifN\$3 or identifY as or identifY to IdentifY t	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S52	69	S29 and ((recursive or recursion) with (compil\$3 or compilation))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S36	7	S29 and (monitor\$3 with (simulation near2 event))	FPRS; EPO; JPO;
S37	78	S29 and ((record\$3 or identifY\$3 or identified or identification) with (simulation near2 event))	FPRS; EPO; JPO;
S39	우	S29 and ((monitor\$3 or record\$3 or identifY\$3 or identified or identification) with (logical near US-PGPUB; USPAT; USOCR;	FPRS; EPO;
S34	73	S29 and (monitor\$3 near2 (element or component or block))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S35	171	S29 and (hierarchical\$3 with (element or component or block))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S31	53	S29 and ((instrument\$3 or instrumentation) with (simulat\$3 near2 model))	FPRS EPO
S30	109	S29 and (compil\$3 with (simulat\$3 near2 model))	JSOCR; FPRS; EPO; JPO;
S32	198	S29 and (hierarchical\$3 near2 design)	USPAT; USOCR; FPRS; EPO; JPC
S29	5054	((integrated or digital) near2 circuit) with simulat\$3	FPRS;
S56	135	S53 and S55	EPO; JPC
257	302	S53 or S56	FPRS; EPO; JPC
S40	0	S29 and ((compiled near2 file) with listing)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S42	4	S29 and ((instrument\$3 or instrumentation) with (compil\$3 or compilation))	FPRS; EPO; JPO; DERWENT; IBM
S43	82	S29 and ((instrument\$3 or instrumentation) with (event or element or component or object))	FPRS;
S44	0	S29 and (compil\$3 with (bill near2 material))	FPRS;
S45	7	S29 and (compil\$3 with (output\$3 near2 file))	FPRS;
S46	14	S29 and (("hardware description language" or HDL) near2 file)	FPRS; EPO; JPO; DERWENT; IBM
S51	7	S29 and (parent near2 (element or component or object or block or entity))	FPRS; EPO; JPO;
S41	ည	S29 and (compiled near2 file)	FPRS; EPO;
S49	7	S29 and (constraint with (data near2 structure))	FPRS; EPO; JPO; DERWENT; IBM
S47	1183	S29 and (design with (element or component or object or block))	FPRS; EPO; JPO; DERWENT;
S50	25		USPAT; USOCR; FPRS; EPO;
S53	302	S31 or S34 or S36 or S37 or S38 or S39 or S41 or S42 or S43 or S45 or S49 or S50 or S51 c US-PGPUB;	USPAT; USOCR; FPRS; EPO;
S55	273	S54 and S47	FPRS; EPO; JPO; DERWENT;
S58	5054	((integrated or digital) near2 circuit) with simulat\$3	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S59	109	S58 and (compil\$3 with (simulat\$3 near2 model))	FPRS; EPO;
Se0	23	S58 and ((instrument\$3 or instrumentation) with (simulat\$3 near2 model))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S61	198	S58 and (hierarchical\$3 near2 design)	USPAT; USOCR; FPRS; EPO;
S62	73	S58 and (monitor\$3 near2 (element or component or block))	FPRS; EPO; JPO; DERWENT;
S63	171	S58 and (hierarchical\$3 with (element or component or block))	FPRS; EPO;
S65	28	S58 and ((record\$3 or identifY\$3 or identified or identification) with (simulation near2 event))	USOCR; FPRS;
S64	7	S58 and (monitor\$3 with (simulation near2 event))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S74	7	S58 and (constraint with (data near2 structure))	FPRS; EPO; JPC
S75	25	S58 and (incremental\$2 near2 (compil\$3 or compilation))	USOCR; FPRS; EPO; JPO;
998	9 :	S58 and ((instrument\$3 or instrumentation) with (record\$3 or identifY\$3 or identified or identif US-PGPUB; USPAT;	USOCR; FPRS; EPO; JPC
267	우 :	S58 and ((monitor53 or record\$3 or identifY\$3 or identified or identification) with (logical near US-PGPUB; USPAT;	USOCR; FPRS; EPO; JPC
208	83	S58 and (compiled near2 file)	FPRS;
S69	4	S58 and ((instrument\$3 or instrumentation) with (compil\$3 or compilation))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

with (event or element or component or object)) US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	S58 and ((instrument\$3 or instrumentation) with (event or element or compos S58 and (compil\$3 with (output\$3 near2 file)) S58 and (compil\$3 with (output\$3 near2 file)) S58 and (("hardware description language" or HDL) near2 file) S58 and (design with (element or component or object or block)) S58 and (parent near2 (element or component or object or block)) S58 and (recursive or recursion) with (compil\$3 or compilation)) S60 or S62 or S64 or S65 or S66 or S67 or S68 or S69 or S70 or S71 or S7 S59 or S61 or S63 or S72 S78 and S80 S79 and S73 S78 or S81	82 7 141 1183 71 69 302 375 135 273	S70 S71 S72 S73 S73 S76 S77 S78 S79 S81 S80 S82
	Wolfdarig Roesner et al.		10001
	Wolfasna Doesner of a		10749507
			10000
00' 00' 01' 01' 01' 01' 01' 01' 01' 01'	50 50	1	100
TO DO THE PROPERTY OF THE PROP		202	XX.
		-	•
The Time Content to the Content of t			
	0/3 alic 0/3	27	200
TO DODIE TO DODE TO DO	C70 and C73	273	
		i	
		)	
		5	200
THE THE PERSON OF THE PERSON WAS CONTINUED TO BE SEEN THE PERSON OF THE	010		č
COLUMN TANKEN OF COLUMN TANKEN TO SECOND TO SE	333 01 301 01 303 01 31 <i>2</i>	0,0	ה ס
CONTRACT FIRE TO COLL COCCUT FROM COLL CITOR OF THE COLL COLL COLL COLL COLL COLL COLL COL	CEO 22 CEO 22 CEO 22 CEO	270	040
OF 8/1 OF 8/4 OF 8/3 OF 8/0 C US-PGPUB, USPAL, USUCK; PPKS; EPU; JPU; DEKWENT; IBM TUB	SOU OF SOZ OF SO4 OF SOS OF SOS OF SO7 OF SOS OF SOS OF S	302	0/0
		000	0
		}	
	S58 and ((recursive or recursion) with (compils3 or compile	59	2//
			-
	SSO AND (parent nears (element of component of object of	-	2
	SEO and transfer to transfer to transfer transfer has offer	7,	225
	Sob and (design with (element of component of object of	3	2/0
		7.00	273
	S28 and ("hardware description landnade" or HDL) near2	14	2/5
			-
	oco ana (compileo with compare)		-
THE THE THE PROPERTY COLUMN TO SERVICE TO SE	SSR and (Compiles with (Outputtes poors file))	7	27
		1	i
		į	,
hent or component or object) (1S-PGPLIB: LISDAT: LISDCR: FPRS: FPO: IPO: DERWENT: IRM TOR	S58 and ((instruments3 or instrumentation) with (event or e	2	870

## **EAST SEARCH**

## 9/19/2006

Document Kind Codes Title US 20060190910 A1 Meth		Issue Date Current OR	Abstract
			5
	Method, system and program product providing a configuration specification language suppo	20060824 716/18	
US 20060190788 A1	METHOD AND APPARATUS FOR VERIFYING MEMORY TESTING SOFTWARE	20060824 714/733	
US 20060190239 A1	Method and system for hardware based reporting of assertion information for emulation and t	20060824 703/26	
US 20060149526 A1	Clock simulation system and method	20060706 703/16	
JS 20060143524 A1	Built-in self-test emulator	20060629 714/30	
JS 20060122818 A1	Method, system and program product for defining and recording threshold-qualified count eve	20060608 703/17	
JS 20060117279 A1	Method for storing multiple levels of design data in a common database	20060601 716/4	
JS 20060117274 A1	Behavior processor system and method	20060601 716/1	
JS 20060089827 A1	Method, system and program product for defining and recording minium and maximum event	20060427 703/17	
JS 20060089826 A1	Method, system and program product for defining and recording minimum and maximum coul	20060427 703/17	
JS 20060080076 A1	System-level power estimation using heteregeneous power models	20060413 703/18	
US 20060031789 A1	Built-in self-test emulator	20060209 716/1	
JS 20060026548 A1	Method, system and program product for providing a configuration specification language sur	20060202 716/18	
US 20060026478 A1	Built-in self-test emulator	20060202 714/733	
JS 20060025978 A1	Method, system and program product supporting presentation of a simulated or hardware sys	20060202 703/14	
US 20060020442 A1	Built-in self-test emulator	20060126 703/28	
US 20060020411 A1	Built-in self-test emulator	20060126 702/117	
US 20060010409 A1	Semiconductor integrated circuit design method, design support system for the same, and de	20060112 716/6	
US 20060004556 A1	Method, system and program product for providing a configuration specification language sur	20060105 703/14	
US 20050278683 A1	Method, system and program product for specifying and using register entities to configure a	20051215 716/18	
<b>US 20050251376 A1</b>	Simulating operation of an electronic circuit	20051110 703/14	
US 20050248895 A1	System and method for determining thermal shutdown characteristics	20051110 361/103	
US 20050228630 A1	VCD-on-demand system and method	20051013 703/19	
US 20050162182 A1	Internally generating patterns for testing in an integrated circuit device	20050728 324/765	
US 20050149893 A1	Method, system and program product providing a configuration specification language having	20050707 716/4	
	Method, system and program product providing a configuration specification language suppor	20050707 716/1	
	Pending bug monitors for efficient processor development and debug	20050707 714/741	
US 20050149313 A1	Method and system for selective compilation of instrumentation entities into a simulation mod	20050707 703/22	

20050512 20050303 20050303 20050203 20041230 20041028 20041028 20041028 20050512 0050512 20050303 20050217 20050217 20041028 20041028 20041028 Method, system and program product providing a configuration specification language having Method, system and program product for specifying and using a dial having a default value to Method, system and program product that utilize a configuration database to configure a hard Method, system and program product that automatically generate coverage instrumentation fr Method, system and program product for specifying and using dials having phased default va Method, system and program product for specifying a configuration of a digital system descrit Method, system and program product that utilize a configuration database to configure a hard METHOD, SYSTEM AND PROGRAM PRODUCT FOR UTILIZING A CONFIGURATION DAT Method, system and program product for determining a configuration of a digital design by ref Integrated circuit, integrated circuit design method and hardware description generation meth Systems and methods for timing a linear data path element during signal-timing verification of Method, system and program product providing a configuration specification language that sc Method, system and program product for specifying a dial group for a digital system describer Method, system and program product for reducing a size of a configuration database utilized Method, system and program product for automatically transforming a configuration of a digit: Method, system and program product for implementing a read-only dial in a configuration dat: Representing the design of a sub-module in a hierarchical integrated circuit design and analy System and method for applying timing models in a static-timing analysis of a hierarchical inte Method and system for reducing storage and transmission requirements for simulation results Method, system and program product for specifying a configuration for multiple signal or dial Method and system for reducing storage requirements of simulation data via keyword restricti Method and apparatus for isolating the root of indeterminate logic values in an HDL simulatio instruction sequences for suspending execution of a thread until a specified memory access of Method and system for automatically generating a global simulation model of an architecture System and methods for pre-artwork signal-timing verification of an integrated circuit design Method, system and program product for configuring a simulation model of a digital design Method and system for instruction-set architecture simulation using just in time compilation Method and system for selectively storing and retrieving simulation data utilizing keywords Method of generating a schematic driven layout for a hierarchical integrated circuit design Integrated circuit early life failure detection by monitoring changes in current signatures Systems and methods for time-budgeting a complex hierarchical integrated circuit METHOD AND APPARATUS FOR HIERARCHICAL CLOCK TREE ANALYSIS Method, system and program product supporting user tracing in a simulator Apparatus and method for two micro-operation flow using source override Incorporating simulation analysis instrumentation into HDL models Method and device for opically testing semiconductor elements Apparatus and method for managing integrated circuit designs Method and apparatus for automated signal integrity checking Fracking converage results in a batch simulation farm network Method for CPU simulation using virtual machine extensions Testing of integrated circuits from design documentation Dynamic loading of C-API HDL model instrumentation Logic circuit and semiconductor integrated circuit Memory debugger for system-on-a-chip designs Queued locks using monitor-memory wait C-API instrumentation for HDL models Inter-chip communication system Hub array system and method US 20040158803 A1 US 20040078767 A1 US 20040060019 A1 US 20040025129 A1 US 20040015801 A1 US 20040015338 A1 US 20050102645 A1 US 20050102125 A1 US 20050050509 A1 US 20050027967 A1 US 20040216079 A1 US 20040216078 A1 US 20040216077 A1 US 20040216076 A1 US 20040216068 A1 US 20040216008 A1 US 20040215436 A1 US 20040215434 A1 US 20040215433 A1 US 20040215432 A1 US 20040204892 A1 US 20040193394 A1 US 20040160239 A1 **US 20050102572 A1** US 20050049842 A1 US 20050049740 A1 US 20050036151 A1 US 20050035785 A1 US 20040267996 A1 US 20040216080 A1 US 20040216075 A1 US 20040215435 A1 US 20040162805 A1 **US 20040003360 A1** US 20030237078 A1 US 20030237067 A1 US 20030229482 A1 US 20030191869 A1 US 20030191621 A1 US 20030191617 A1 US 20030126379 A1 US 20030217248 A1 US 20030191620 A1 US 20030191618 A1 JS 20030144828 A1 JS 20030135838 A1 JS 20030135354 A1

356/497 712/216 710/200

716/18 703/14 700/12 326/104

716/18 716/18 716/18 716/18 716/18

716/18

716/11

20041028 703/14 20041014 702/117 20040930 703/22 20040819 707/1 20040819 324/765 717/155 712/208 703/15 703/15 719/328 703/13 20030703 711/150 703/15 703/13 714/33 703/14 703/14 703/17 703/17 703/13 716/18 703/21 716/5 716/8 716/6 716/6 716/6 716/6 716/6 20041028 7 20041028 7 20041028 7 20041028 7 20041028 7 20041028 7 20040422 7 20040325 7 20040122 7 20031225 20031211 20031225 20031120 20031009 20031009 20030717 20040812 20040205 20040122 20031009 20031009 20031009 20030731 20030717

20030703 711/145 20030703 718/107 20030703 703/13 20030529 714/39 20030529 703/16 20030529 703/16 20030529 703/16 20030529 703/16 20030529 703/13	20030327 716/4 20030109 716/6 20021212 716/4 20021212 716/4 20021017 717/135 20020107 703/17 20020926 716/5 20020919 703/17		20020221 716/6 20020214 716/5 20020131 257/200 20010809 345/541 20010802 703/22 20060912 716/18 20060812 716/1 20060815 703/14 20060815 703/14 20060815 703/14 20060815 703/14 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18 20060718 716/18
-			Al METHOD FOR INCREMENTAL TIMING ANALYSIS  Al Hardware and software co-simulation including simulating the cache of a target processor  Semiconductor integrated circuit and designing method thereof  Semiconductor integrated circuit and designing method thereof  Al SINGLE LOGICAL IN X WINDOWS WITH DIRECT HARDWARE ACCESS TO THE FRAME  AND APPARATUS FOR GATE-LEVEL SIMULATION OF SYNTHESIZED REGIST  Design method and apparatus for a semiconductor integrated circuit comprising checkers ver  Representing the design of a sub-module in a hierarchical integrated circuit design and analy  Logic circuit and semiconductor integrated circuit  Method, system and program product providing a configuration specification language suppor  Annealing harvest event testcase collection within a batch simulation farm  Signal override for simulation models  Count data access in a distributed simulation environment  Method, system and program product for specifying a configuration of a digital system descrit  Method system and program product for sutomatically transforming a configuration of a digital  Method, system and program product for specifying and using a dial having a default value to  System and method for determining wire capacitance for a VLSI circuit  Method, system and program product for specifying and using dials having phased default value to  System and method for determining wire capacitance for a VLSI circuit  Method, system and program product for specifying and using dials having phased default value to
20030126375 20030126186 20030125915 20030101382 20030101039 20030101038 20030101038 20030101038	US 20030061580 A1 US 20030009734 A1 US 20020188922 A1 US 20020188916 A1 US 20020183054 A1 US 20020152456 A1 US 2002015260 A1 US 20020133315 A1 US 20020133325 A1	20020124085 20020123875 20020123873 20020123873 20020123873 20020013375 20020052725 20020095577 20020032559	20020023252 20020019969 20020011606 20010012014 20010011212 7107863 B2 7098696 B2 7092864 B2 7092864 B2 7092864 B2 7092864 B2 7085703 B2 7085703 B2 7085703 B2 7085703 B2 7085703 B2 7085705 B2 7085745 B2 7086745 B2

US 7039574 B1	Naming and managing simulation model events	20060502 703/17
US 7035781 B1	Mixed language simulator	20060425 703/14
US 7027971 B2	Centralized disablement of instrumentation events within a batch simulation farm network	20060411 703/14
US 6993736 B2	Pending bug monitors for efficient processor development and debug	20060131 716/4
6993729	Method, system and program product for specifying a dial group for a digital system describer	20060131 716/1
6988253	Methods, apparatus and computer program products that perform layout versus schematic cc	
6985840	Circuit property verification system	
6978231	Embedded hardware description language instrumentation	
6978216	Testing of integrated circuits from design documentation	
6954915	System and methods for pre-artwork signal-timing verification of an integrated circuit design	
6941527	Method, system and program product for reducing a size of a configuration database utilized	
6941257	Hierarchical processing of simulation model events	
6934885	Fail thresholding in a batch simulation farm network	
6925621	System and method for applying timing models in a static-timing analysis of a hierarchical inte	
6920418	Detecting events within simulation models	
6910200	Method and apparatus for associating selected circuit instances and for performing a group o	
6910194	Systems and methods for timing a linear data path element during signal-timing verification of	
6879949	Current coupling for mixed circuit simulation	
6873171	Integrated circuit early life failure detection by monitoring changes in current signatures	
6862563	Method and apparatus for managing the configuration and functionality of a semiconductor de	
6845494	Method for generating design constraints for modules in a hierarchical integrated circuit desig	
6836874	Systems and methods for time-budgeting a complex hierarchical integrated circuit	
6826732	Method, system and program product for utilizing a configuration database to configure a han	
6810507	Method and apparatus for isolating the root of indeterminate logic values in an HDL simulatio	20041026 716/4
6810442	Memory mapping system and method	
6799307	Layout versus schematic (LVS) comparison tools that use advanced symmetry resolution tect	
US 6792379 B2	Data-based control of integrated circuits	
6785873	Emulation system with multiple asynchronous clocks	
6754763	Multi-board connection system for use in electronic design automation	
6751583	Hardware and software co-simulation including simulating a target processor using binary trai	
US 6714032 B1	Integrated circuit early life failure detection by monitoring changes in current signatures	20040330 324/765
6708322	Integrated circuit, integrated circuit design method and hardware description generation meth	
US 6687889 B1	Method and apparatus for hierarchical clock tree analysis	
6684376	Method and apparatus for selecting components within a circuit design database	
6658633	Automated system-on-chip integrated circuit design verification system	
US 6651225 B1	Dynamic evaluation logic system and method	
6606734	Simulation method and compiler for hardware/software programming	
6600181	Semiconductor integrated circuit and designing method thereof	
US 6587995 B1	Enhanced programmable core model with integrated graphical debugging functionality	
6584436	Hardware and software co-simulation including executing an analyzed user program	
6530054	Method and apparatus for test generation during circuit design	
6516456	Method and apparatus for selectively viewing nets within a database editor tool	
6505328	Method for storing multiple levels of design data in a common database	
6505323	Methods, apparatus and computer program products that perform layout versus schematic cc	
6499130	Methods, apparatus and computer program products that perform layout versus schematic cc	•
US 6493864 B1	Integrated circuit block model representation hierarchical handling of timing exceptions	
	Method of controlling external models in system-on-chip verification	
US 6470482 B1	METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DE	20021022 716/6

20021022 20021015 20020910 20020806 20020716 20020774 20020704 20020614 20020226 20020212 20020212 2002011120	20011120 20010717 20010529 20010508 20010508 20010424 20010424 20010320 20010320 20010333 20010327 20010227 20010227	20010213 716/8 20010130 714/739 20010109 703/13 20010102 707/103R ter simul 20011219 703/17 2001012 703/27 200001219 703/14 ing 2000021 703/14 ing 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 713/400 19991228 714/49 19990008 703/6 19990008 703/6 199900008 703/6 199900008 703/6 199900008 703/6 199900008 703/6 199900008 703/6 199900002 716/18
Method and system for counting events within a simulation model  Multithreaded, mixed hardware description languages logic simulation on engineering workst. Design verification device, method and memory media for integrated circuits Component assisted power regulation Array board interconnect system and method Single logical screen in X windows with direct hardware access to the frame buffer for 3D ren Converification system and method Method for incremental timing analysis Electric instrument amplifier Method and apparatus for test generation during circuit design Method and apparatus for state-level simulation of synthesized register transfer level design w Timing-insensitive glitch-free logic system and method	Method and apparatus for integrated circuit design verification Hardware and software co-simulation including simulating the cache of a target processor Method and apparatus for storing and viewing data generated from a computer simulation of Method and apparatus for gate-level simulation of synthesized register transfer level designs Hardware and software co-simulation including executing an analyzed user program Vehicle characteristic change system and method Method and system for incrementally compiling instrumentation into a simulation model Automatic adjustment for counting instrumentation  Fault simulation method and apparatus, and storage medium storing fault simulation program Vehicle characteristic change system and method  Programmable integrated analog input/output circuit with distributed matching memory array Hardware simulator instrumentation  Method and system for transforming scan-based sequential circuits with multiple skewed capi Method and system for instrumenting simulation models	Method of selecting and synthesizing metal interconnect wires in integrated circuits Method and apparatus for test generation during circuit design Logic simulator which can maintain, store, and use historical event records Search engine for remote access to database management systems Method and apparatus for recording and viewing error data generated from a computer simul Simulation server system and method Method for generating and reading a compressed all event trace file Microscope system for observation and display of microcirculation at multiple body areas Memory simulation system and method Methods of simulating an electronic circuit design Transition analysis and circuit resynthesis method and device for digital circuit modeling Simulation/emulation system and method Method for performing simulation using a hardware emulation system Computer system and method for building a hardware description language representation of Dynamic signal loop resolution in a compiled cycle based circuit optimization tool Integrated circuit test stimulus verification and vector extraction system Method and apparatus for verifying, analyzing and optimizing a distributed simulation Method and apparatus for characterizing static and dynamic operation of an architectural syst System and method for execution-sequenced processing of electronic design simulation resu
6470478 64466898 6449750 6429728 6417251 6417849 6389379 6367056 6350943 6347388 6336087	6321186 6263302 6263301 6240376 6230114 6223142 6212491 6205577 6205577 6205374 6205374 6205374 6205374 6205374 6205374	6189131 6182258 6173241 6169992 6163763 6087967 600176 60021271 6009256 6009256 6002861 5980739 5910903 5910903 5910903

US 5825658 A	Method and a system for specifying and automatically analyzing multiple clock timing constrai	10081020 716/6
11S 5821788 A	Terr consumption notice, notice and advantage of the control of th	
US 5812414 A	Method for performing simulation using a hardware logic emulation exetem	
US 5805862 A	Method of forming an integrated circuit	
US 5801958 A	Method and system for creating and validating low level description of electronic design from	
US 5796623 A	Apparatus and method for performing computations with electrically reconfigurable logic devir	
US 5781718 A	Method for generating test pattern sets during a functional simulation and apparatus	
US 5757672 A	Monitoring system and technique	19980526 702/116
US 5752002 A	Method and apparatus for performance optimization of integrated circuit designs	19980512 703/14
US 5734581 A	Method for implementing tri-state nets in a logic emulation system	19980331 703/15
US 5729466 A	Optimization multiple performance criteria by simulating the behavior of a constraint graph ex	
US 5686855 A	Process monitor for CMOS integrated circuits	19971111 327/378
US 5675728 A	Apparatus and method identifying false timing paths in digital circuits	19971007 714/28
US 5661662 A	Structures and methods for adding stimulus and response functions to a circuit design underg	
US 5657241 A	Routing methods for use in a logic emulation system	
US 5650946 A	Logic simulator which can maintain, store and use historical event records	
US 5650938 A	Method and apparatus for verifying asynchronous circuits using static timing analysis and dyn	
US 5649176 A	Transition analysis and circuit resynthesis method and device for digital circuit modeling	19970715 713/400
US 5636132 A	Method and apparatus for constraining the compaction of components of a circuit layout	19970603 716/2
US 5631596 A	Process monitor for CMOS integrated circuits	19970520 327/378
US 5623418 A	System and method for creating and validating structural description of electronic system	19970422 716/1
US 5619683 A	Reference international card harmonization coupler	19970408 710/62
US 5612891 A	Hardware logic emulation system with memory capability	19970318 716/16
US 5604895 A	Method and apparatus for inserting computer code into a high level language (HLL) software	19970218 703/13
US 5555201 A	Method and system for creating and validating low level description of electronic design from	19960910 716/1
US H001590 H	Portable aircraft instrumentation data simulator	19960903 703/16
US 5544067 A	Method and system for creating, deriving and validating structural description of electronic sys	
US 5526517 A	Concurrently operating design tools in an electronic computer aided design system	
US 5517506 A	Method and data processing system for testing circuits using boolean differences	
US 5515384 A	Method and system of fault diagnosis of application specific electronic circuits	
US 5512703 A	Electronic musical instrument utilizing a tone generator of a delayed feedback type controllab	
US 5497331 A	Semiconductor integrated circuit device fabrication method and its fabrication apparatus	
US 5495180 A	DC biasing and AC loading of high gain frequency transistors	19960227 324/765
US 5490783 A	Flight simulator having active electronic display controls	
US 5486786 A	Process monitor for CMOS integrated circuits	
US 5452231 A	Hierarchically connected reconfigurable logic assembly	
US 5448496 A	Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogramma	
US 5437037 A	Simulation using compiled function description language	
US 5384720 A	Logic circuit simulator and logic simulation method having reduced number of simulation ever	
US 5383167 A	Method and apparatus for histogram based digital circuit simulator	
US 5325309 A	Method and apparatus for integrated circuit diagnosis	
US 5274570 A	Integrated circuit having metal substrate	
US 5051938 A	Simulation of selected logic circuit designs	
US 5036479 A	Modular automated avionics test system	
US 5036473 A	Method of using electronically reconfigurable logic circuits	
US 4878179 A	Interactive diagnostic methodology and apparatus for microelectronic devices	
US 4827427 A	Instantaneous incremental compiler for producing logic circuit designs	19890502 703/14
US 4725971 A	Digital system simulation method and apparatus	19880216 703/14

19880119 84/652 19870922 703/13 19870224 703/8 19861223 84/613 19861223 84/613 19861209 703/14 19850924 324/725 19841218 379/27.01 19861222 84/608 19780822 84/608 19780822 84/608 19780822 84/687 19770830 714/741 19750902 84/668 19710615 714/45 20040203 20020912 20020912 20020912 20020912 20020912 20020912 20020913 20010424 20010424 20010427 20010427 20010427 20010427 20010427
Enhanced characteristics musical instrument Digital system simulation method and apparatus having improved sampling Gyro simulator Sharing sound-producing channels in an accompaniment-type musical instrument Digital system simulation method and apparatus having two signal-level modes of operation Capacitive device for the measurement of displacements Test set Electronic musical instrument Electronic musical instrument Electronic musical instrument Electronic musical instrument Safety circuit, especially for elevators and the like Electronic musical instrument Safety circuit, especially for elevators and the like Electronic mosical instrument Safety circuit, especially for elevators and the like Electronic mosical instrument Safety circuit, especially for elevators and the like Electronic mosical instrument Safety circuit, especially for elevators and the like Electronic mosical instrument Safety circuit, especially for elevators and the like Electronic mosical instrument Safety circuit, especially for elevators Method for composing electrical lest patterns for testing AND PARTICULARLY SUITABLE FOR INTEGRATED UNIVERSAL SYSTEM SERVICE ADAPTER Results based semiconductor testing system for use in the electronic development automatio Clock skew analysis method for luse in digital circuit design, involves generating linear feedt Digital circuit design testing program storage medium for ECAD systems, has data fields incl Computer readable recorded medium storing digital circuit designing and simulating program Test data generation method for testing integrated circuit, involves determining method computer readable recorded medium storing digital circuit design and entity output disabiling method involves masking output signal selectively by computer adea design and verification for simulation encoding method involves recording method involves development automatio Computer adea design and verification for simulating digital circuit - involves recording method involves used perinting accompanent diver designing method
US 4719834 A US 4695968 A US 4646255 A US 4630517 A US 4630517 A US 4633526 A US 4439220 A US 448920 A US 4411269 A US 4141269 A US 4141269 A US 4067253 A US 4067253 A US 385891 A US 386589 B US 5002012880 B US 6223142 B US 20020128875 A US 6223142 B US 6223142 B US 6223142 B US 6212491 B US 6292000017147 A EP 697668 A